81![Understanding Hardware Transactional Memory Gil Tene, CTO & co-Founder, Azul Systems @giltene Understanding Hardware Transactional Memory Gil Tene, CTO & co-Founder, Azul Systems @giltene](https://www.pdfsearch.io/img/97c924177645c79e053127977940c2df.jpg) | Add to Reading ListSource URL: qconlondon.comLanguage: English - Date: 2016-04-05 11:46:51
|
---|
82![Performance Evaluation of Adaptivity in STM Mathias Payer and Thomas R. Gross Department of Computer Science, ETH Zürich Performance Evaluation of Adaptivity in STM Mathias Payer and Thomas R. Gross Department of Computer Science, ETH Zürich](https://www.pdfsearch.io/img/37e65ae77d6ac61f1070997f17ae786f.jpg) | Add to Reading ListSource URL: hexhive.github.ioLanguage: English - Date: 2016-06-13 11:08:40
|
---|
83![Using Hardware Transactional Memory to Enable Speculative Trace Optimization Juan Salamanca Jos´e Nelson Amaral Using Hardware Transactional Memory to Enable Speculative Trace Optimization Juan Salamanca Jos´e Nelson Amaral](https://www.pdfsearch.io/img/451663ec8ff2fc2c56e265d386eba23e.jpg) | Add to Reading ListSource URL: www.researchgate.netLanguage: English |
---|
84![StackTrack: An Automated Transactional Approach to Concurrent Memory Reclamation Dan Alistarh ∗ MSR Cambridge StackTrack: An Automated Transactional Approach to Concurrent Memory Reclamation Dan Alistarh ∗ MSR Cambridge](https://www.pdfsearch.io/img/98f1ea12b38317952e5b5cb735d6f851.jpg) | Add to Reading ListSource URL: research.microsoft.comLanguage: English - Date: 2014-04-02 06:04:45
|
---|
85![Appears in the proceedings of the 34th International Symposium on Microarchitecture (MICRO), Dec. 3-Dec. 5, 2001, Austin, Texas. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution Ravi Rajwar a Appears in the proceedings of the 34th International Symposium on Microarchitecture (MICRO), Dec. 3-Dec. 5, 2001, Austin, Texas. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution Ravi Rajwar a](https://www.pdfsearch.io/img/f5dccc85da5b6182fd1980acbc8f7b1c.jpg) | Add to Reading ListSource URL: pages.cs.wisc.eduLanguage: English - Date: 2001-10-10 12:33:46
|
---|
86![Understanding Transactional Memory Performance Donald E. Porter and Emmett Witchel The University of Texas at Austin {porterde,witchel}@cs.utexas.edu Abstract—Transactional memory promises to generalize transactional p Understanding Transactional Memory Performance Donald E. Porter and Emmett Witchel The University of Texas at Austin {porterde,witchel}@cs.utexas.edu Abstract—Transactional memory promises to generalize transactional p](https://www.pdfsearch.io/img/cc01c272721542e93d43fd8d7575195e.jpg) | Add to Reading ListSource URL: www3.cs.stonybrook.eduLanguage: English - Date: 2010-08-31 00:38:57
|
---|
87![Reduced Hardware Transactions: A New Approach to Hybrid Transactional Memory Alexander Matveev Nir Shavit Reduced Hardware Transactions: A New Approach to Hybrid Transactional Memory Alexander Matveev Nir Shavit](https://www.pdfsearch.io/img/30a65af0cc80f227841c48abd75b8420.jpg) | Add to Reading ListSource URL: mcg.cs.tau.ac.ilLanguage: English - Date: 2013-03-18 08:28:41
|
---|
88![Reduced Hardware Transactions: A New Approach to Hybrid Transactional Memory Alexander Matveev Nir Shavit Reduced Hardware Transactions: A New Approach to Hybrid Transactional Memory Alexander Matveev Nir Shavit](https://www.pdfsearch.io/img/211e9be367609cbd201bdbd4a7e74ce7.jpg) | Add to Reading ListSource URL: mcg.cs.tau.ac.ilLanguage: English - Date: 2013-09-08 03:50:53
|
---|
89![Technical Report UCAM-CL-TR-579 ISSNNumber 579 Technical Report UCAM-CL-TR-579 ISSNNumber 579](https://www.pdfsearch.io/img/1b2ed377e419d45377c2efff160f4745.jpg) | Add to Reading ListSource URL: www.cl.cam.ac.ukLanguage: English - Date: 2004-02-13 14:20:06
|
---|
90![Performance Evaluation of Adaptivity in Software Transactional Memory Mathias Payer ETH Zurich, Switzerland Abstract—Transactional memory (TM) is an attractive platform for parallel programs, Performance Evaluation of Adaptivity in Software Transactional Memory Mathias Payer ETH Zurich, Switzerland Abstract—Transactional memory (TM) is an attractive platform for parallel programs,](https://www.pdfsearch.io/img/08e2d9f6f92c362e5f9abb9728d22150.jpg) | Add to Reading ListSource URL: www.nebelwelt.netLanguage: English - Date: 2016-04-13 09:07:44
|
---|